

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/605,092	09/08/2003	Satoshi Kitamura	SIC-03-035	2091
29863	7590 10/19/2005		EXAM	INER
DELAND LAW OFFICE			PARRIES, DRU M	
P.O. BOX 69 KLAMATH RIVER, CA 96050-0069			ART UNIT	PAPER NUMBER
	,		2836	
			DATE MAILED: 10/19/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

		AV		
	Application No.	Applicant(s)		
	10/605,092	KITAMURA ET AL.		
Office Action Summary	Examiner	Art Unit		
	Dru M. Parries	2836		
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with	the correspondence address		
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICA 36(a). In no event, however, may a reply will apply and will expire SIX (6) MONTHS , cause the application to become ABAN	TION. be timely filed from the mailing date of this communication. DONED (35 U.S.C. § 133).		
Status				
1) Responsive to communication(s) filed on <u>08 Section</u>	eptember 2003.			
) This action is FINAL . 2b) This action is non-final.				
3) Since this application is in condition for allowar	•	·		
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 1	1, 453 O.G. 213.		
Disposition of Claims				
4) Claim(s) 1-37 is/are pending in the application.				
4a) Of the above claim(s) is/are withdraw	vn from consideration.			
5) Claim(s) is/are allowed.				
6)⊠ Claim(s) <u>1-37</u> is/are rejected.		·		
7) Claim(s) is/are objected to.				
8) Claim(s) are subject to restriction and/or	r election requirement.			
Application Papers				
9) ☐ The specification is objected to by the Examine	r. ·			
10)⊠ The drawing(s) filed on <u>08 September 2003</u> is/a	are: a)⊠ accepted or b)⊡ c	bjected to by the Examiner.		
Applicant may not request that any objection to the	drawing(s) be held in abeyance	See 37 CFR 1.85(a).		
Replacement drawing sheet(s) including the correct				
11) ☐ The oath or declaration is objected to by the Ex	aminer. Note the attached O	ffice Action or form PTO-152.		
Priority under 35 U.S.C. § 119				
12)⊠ Acknowledgment is made of a claim for foreign	priority under 35 U.S.C. § 1	19(a)-(d) or (f).		
a)⊠ All b)□ Some * c)□ None of:				
1. Certified copies of the priority documents		·		
2. Certified copies of the priority documents	•			
3. Copies of the certified copies of the prior	•	ceived in this National Stage		
application from the International Bureau	, ,,			
* See the attached detailed Office action for a list	or the certified copies not rec	ceived.		
·		•		
		•		
Attachment(s)				
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)		mary (PTO-413) lail Date		
3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date <u>11-8-04</u> .		mal Patent Application (PTO-152)		

Application/Control Number: 10/605,092

Art Unit: 2836

DETAILED ACTION

Claim Objections

1. Claims 32, 35 and 36 are objected to because of the following informalities: They lack antecedent basis ("the first split second" and "the second split second") or they claim dependency to the wrong claim. Appropriate correction is required.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-5, 13-22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakabayashi et al. (JP 04-150729 A) and Mitchell (6,355,990). Regarding claim 1, Nakabayashi teaches first and second storage elements (12, 13) receiving power from an AC power supply (8) (Fig. 3). Nakabayashi fails to teach the storage elements supplying power to two different electrical components. Mitchell teaches two storage elements that provide power to two different electrical components (R1, R2). It would have been obvious to one of ordinary skill in the art at the time of the invention to have the storage elements supply power to different components because it allows for more precise control over the system and have it work more efficiently.

Regarding claims 2 and 3, Nakabayashi doesn't teach a power inhibiting unit structured to prevent power from being transferred from the first storage element to the second electrical component and vice versa. Mitchell teaches a power inhibiting structure to prevent power from

Application/Control Number: 10/605,092

Art Unit: 2836

being transferred from first storage to second electrical component and vice versa (Fig. 1A and 6). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate this structure into Nakabayashi's invention so that the correct amount of power will be provided into each load and there is no risk for overvoltage or burn out.

Regarding claims 4, 5, 13-22, Nakabayashi teaches a rectifier circuit (9) which converts and stabilizes the AC current to DC current and is coupled to first and second storage elements. He also teaches the first and second storage elements to receive current in parallel. He teaches a reverse current inhibiting unit that comprises diodes (15) between the rectifier circuit and the first and second storage elements. Nakabayashi also teaches a power switch unit (14), included in the reverse current inhibiting unit, which selectively switches current from rectifier circuit to at least one of first or second storage element. (Abstract; Figs. 2 & 3) Nakabayashi fails to teach the power switch unit comprising first and second switch circuits to selectively switch current from rectifier to first and second storage elements in response to the voltage at the first and second storage elements. Mitchell teaches first and second switch circuits (S1, S2) that selectively switch current to the first and second storage elements based on the voltage at the first and second storage elements (Col. 1, lines 60-67). It would have been obvious to one of ordinary skill in the art at the time of the invention to selectively switch current to the storage elements so that the correct amount of voltage is supplied to each load and thereby enhance efficiency.

4. Claims 6-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakabayashi et al. (JP 04-150729 A) and Mitchell (6,355,990) as applied to claims 1, 4 and 5 above, and further in view of Flory, IV (6,388,392). Nakabayashi and Mitchell teach a power supply system as described above. Mitchell also teaches a power switch unit (S1) that selectively switches

Art Unit: 2836

current from the rectifier circuit to the first storage element (C1) in response to the voltage of the first storage element. They both fail to teach power flowing from the first storage element to the second storage element through diodes. Flory, IV teaches current that flows from the first storage element (ESB of 70a) to the second storage element (ESB of 70b) via a diode (62 of 70b). It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate this circuit design into Nakabayashi's invention so that when the first storage element is fully charged it can pass the excess charge onto the second storage element so no charge will be wasted thereby making the system more efficient.

Claims 10-12, and 23-37 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakabayashi et al. (JP 04-150729 A), Mitchell (6,355,990) and Flory, IV (6,388,392) as applied to claims 1, 4-7, 13, and 16 above, and further in view of Turner (2002/0014366). Nakabayashi, Mitchell and Flory teach a power supply system as described above. Nakabayashi also teaches diodes between all switch units and storage elements. Mitchell also teaches the idea of having a plurality of energy storage units to provide power to a plurality of electrical components (abstract, lines 10-16) and the idea of a power switch unit (Sn) that selectively switches current to the nth storage element (Cn) in response to the voltage of the nth storage element. Therefore, Mitchell teaches a first split first storage element (Cn) and second split first storage element (C(n+1)) (same with first and second split second storage elements). The three above references fail to explicitly teach the type of electrical components being powered. Turner teaches the type of electrical components being that of a bicycle. Turner teaches a first electrical component being a mechanical adjusting mechanism (166, 168) (i.e. transmission or suspension) and a second electrical component being a microprocessor (150) and/or a sensor element (184), which

Application/Control Number: 10/605,092

Art Unit: 2836

Page 5

has a lower capacitance than the first electrical component. It would have been obvious to one of ordinary skill in the art at the time of the invention to incorporate these electrical components as the loads of Nakabayashi's power system because the type of load wasn't explicitly taught and these loads are known in the art and would create a more efficient bicycle power system.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dru M. Parries whose telephone number is (571) 272-8542. The examiner can normally be reached on Monday -Thursday from 8:00am to 5:00pm. The examiner can also be reached on alternate Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus, can be reached on 571-272-2800 x 36. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DMP

10-4-2005

Brian Sinces

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800